Computer Science Degrees Online Courses

Computer Architecture MCQs

Computer Architecture MCQs - Topic

Caches and Cache Types MCQ with Answers PDF

Solve Caches and Cache Types Multiple Choice Questions (MCQ), computer architecture quiz answers PDF with career tests for online courses. Practice exploiting memory Multiple Choice Questions and Answers (MCQs), Caches and Cache Types quiz questions bank for computer science programs. "Caches and Cache Types MCQ" PDF book: designing and evaluating an i/o system, graphics processing units, pipelining implementation, caches and cache types test prep for computer software engineer.

"In a direct-mapped cache of eight words (1)10 ((00001)2) and (29)10 ((11101)2) map to locations" Multiple Choice Questions (MCQ) on caches and cache types with choices (0)10 ((001)2)) and (5)10 ((101)2)), (1)10 ((001)2)) and (4)10 ((101)2)), (1)10 ((001)2)) and (5)10 ((101)2)), and (1)10 ((001)2)) and (6)10 ((101)2)) for computer science programs. Practice caches and cache types quiz questions for merit scholarship test and certificate programs for cheapest online computer science degree.

MCQs on Caches and Cache Types

1.

In a direct-mapped cache of eight words (1)10 ((00001)2) and (29)10 ((11101)2) map to locations

(0)10 ((001)2)) and (5)10 ((101)2))
(1)10 ((001)2)) and (4)10 ((101)2))
(1)10 ((001)2)) and (5)10 ((101)2))
(1)10 ((001)2)) and (6)10 ((101)2))

2.

The difference between lower level access time and cache access time is called

hit time
miss rate
locality in time
miss penalty

3.

Which AUx instruction is used that multiply and subtract four packed double-precision operands?

VFMSUBPD
SUBPD
VBROADCASTSD
VFMADDPD

4.

The Cortex-A8 known as the configurable core, which supports the computer instruction set architecture of

armv6
armv7
armv8
armv9

5.

Combination of instructions, such as compare the following branch and combining them into a one-operation, is taken by

instruction decode
instruction fetch
macro-op fusion
micro-op fusion
Download Free Apps: